

Figure 1

Figure 2

FUNCTION TABLE**DISABLED DIMM**

INPUT			INPUT / OUTPUT					Internal Latch Outputs		OUTPUT				Operating Mode
ME #	WR R	BE CLK	C[n]	B[n]	A[n]	DQS CA	DQSB B DM	Q10[n] (A)	Q9[n] (B)	DMA	DMB	DQSA DQSA1	DQSB DQSB1	
1	X	X	HI - Z	HI - Z	HI - Z	HI - Z	HI - Z	No change	No change	No change	No change	HI - Z	HI - Z	Disable DIMM

READ CYCLES

INPUT				Internal Latch Outputs		OUTPUT								Operating Mode
ME #	WR R	BE CLK	B[n]	A[n]	Q10[n] (A)	Q9[n] (B)	C[n]	DQS CA	DQSCB DM	DMA	DMB	DQSA DQSA1	DQSB DQSB1	
0	1	↓	Input	Input	A[n]	No change	Q10(A)	PU	PD	Don't Care	Don't Care	HI - Z	HI - Z	C Read A
		0			No change	No change								
0	1	↑	Input	Input	No change	B[n]	Q9 (B)	PD	PU	Don't Care	Don't Care	HI - Z	HI - Z	C Read B
		1			No change	No change								

WRITE CYCLES (DQ and DM lines)


INPUT					Internal Latch Outputs					OUTPUT				Operating Mode
ME #	WR R	BE CLK	DQS CA	DQSCB DM	C[n]	Q10[n] (A)	Q9[n] (B)	Q10(A)	Q20(B)	A[n]	B[n]	DMA	DMB	
0	0	X	↑	Input	Input	C[n]	No change	DM	No change	Q10 (A)	Q9 (B)	Q10(A)	Q20(B)	C Write Q10(A) Send DQSB
0	0	X	↓	Input	Input	No change	C[n]	No change	DM	Q10 (A)	Q9 (B)	Q10(A)	Q20(B)	C Write Q9(B) Send DQSA


WRITE CYCLES (DQS Counter)

INPUT			Internal Latch Outputs		OUTPUT		Operating Mode
ME #	WR R	BE CLK	DQS CA	Q28(A)	Q27(B)	DQSA DQSA1	
1	X	X	X	0	0	HI - Z	HI - Z
0	1	X	X	0	0	HI - Z	HI - Z
0	0	X	First ↑	No change	No change	Q28(A)	Q27(B)
0	0	X	↑ (All subsequent)	No change	Toggle	Q28(A)	Q27(B)
0	0	X	↓	Toggle	No change	Q28(A)	Q27(B)

Disable DIMM
(DQS latch reset)Read Cycle
(DQS latch reset)C Write DQ
(1st Write Cycle)C Write DQ
Send DQSBC Write DQ
Send DQSA

Figure 3





SW = PASS GATE






Figure 3B



READ OP (DATA FROM An, Bn to Cn)

Figure 4



WRITE OP (DATA from Cn to An, Bn)

Figure 5




Figure 6